Heisig_GmbH/Uniper_PLC
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Switch voltage low and high sequence in modbus error and warning register for consistency

Browse Source
This commit is contained in:
Matthias Heisig
2025-04-15 13:21:56 +02:00
parent a50ffaa00d
commit 483fa83149
2 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
PLC/DUTs/Modbus/ErrorWarningRegisters/ST_DWORD_UNIT_ERROR_BITMAP.TcDUT
View File

@@ -21,8 +21,8 @@ STRUCT
bPTankPosLow : BIT; // Bit 15 bPTankPosLow : BIT; // Bit 15
bPTankPosHigh : BIT; // Bit 16 bPTankPosHigh : BIT; // Bit 16
bPTankPosError : BIT; // Bit 17 bPTankPosError : BIT; // Bit 17
bVHigh : BIT; // Bit 18 bVLow : BIT; // Bit 18
bVLow : BIT; // Bit 19 bVHigh : BIT; // Bit 19
bVError : BIT; // Bit 20 bVError : BIT; // Bit 20
bValveNeg : BIT; // Bit 21 bValveNeg : BIT; // Bit 21
bValvePos : BIT; // Bit 22 bValvePos : BIT; // Bit 22

4
PLC/DUTs/Modbus/ErrorWarningRegisters/ST_DWORD_UNIT_WARNING_BITMAP.TcDUT
View File

@@ -15,8 +15,8 @@ STRUCT
bPTankNegHigh : BIT; // Bit 9 bPTankNegHigh : BIT; // Bit 9
bPTankPosLow : BIT; // Bit 10 bPTankPosLow : BIT; // Bit 10
bPTankPosHigh : BIT; // Bit 11 bPTankPosHigh : BIT; // Bit 11
bVHigh : BIT; // Bit 12 bVLow : BIT; // Bit 12
bVLow : BIT; // Bit 13 bVHigh : BIT; // Bit 13
END_STRUCT END_STRUCT
END_TYPE END_TYPE
]]></Declaration> ]]></Declaration>